Features

- High Performance, Low Power AVR[®] 8-Bit Microcontroller
- Advanced RISC Architecture
 - 54 Powerful Instructions Most Single Clock Cycle Execution
 - 16 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 12 MIPS Throughput at 12 MHz
- Non-volatile Program and Data Memories
 - 512/1024 Bytes of In-System Programmable Flash Program Memory
 - 32 Bytes Internal SRAM
 - Flash Write/Erase Cycles: 10,000
 - Data Retention: 20 Years at 85°C / 100 Years at 25°C
- Peripheral Features
 - One 16-bit Timer/Counter with Prescaler and Two PWM Channels
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - 4-channel, 8-bit Analog to Digital Converter (1)
 - On-chip Analog Comparator
- Special Microcontroller Features
 - In-System Programmable (2)
 - External and Internal Interrupt Sources
 - Low Power Idle, ADC Noise Reduction, and Power-down Modes
 - Enhanced Power-on Reset Circuit
 - Programmable Supply Voltage Level Monitor with Interrupt and Reset
 - Internal Calibrated Oscillator
- I/O and Packages
 - 6-pin SOT: Four Programmable I/O Lines
- Operating Voltage:
 - 1.8 5.5V
- Programming Voltage:
 - 5V
- Speed Grade
 - 0 4 MHz @ 1.8 5.5V
 - 0 8 MHz @ 2.7 5.5V
 - 0 12 MHz @ 4.5 5.5V
- Industrial Temperature Range
- Low Power Consumption
 - Active Mode:
 - 200µA at 1MHz and 1.8V
 - Idle Mode:
 - 25µA at 1MHz and 1.8V
 - Power-down Mode:
 - < 0.1µA at 1.8V

Note: 1. The Analog to Digital Converter (ADC) is available in ATtiny5/10, only

2. At 5V, only





8-bit **AVR**[®] Microcontroller with 512/1024 Bytes In-System Programmable Flash


ATtiny4/5/9/10

Preliminary

8127CS-AVR-10/09



1. Pin Configurations



- 1.1 Pin Description
- 1.1.1 VCC

Supply voltage.

1.1.2 GND

Ground.

1.1.3 Port B (PB3..PB0)

This is a 4-bit, bi-directional I/O port with internal pull-up resistors, individually selectable for each bit. The output buffers have symmetrical drive characteristics, with both high sink and source capability. As inputs, the port pins that are externally pulled low will source current if pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The port also serves the functions of various special features of the ATtiny4/5/9/10, as listed on page 36.

1.1.4 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The minimum pulse length is given in Table 16-4 on page 119. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.

2. Overview

ATtiny4/5/9/10 are low-power CMOS 8-bit microcontrollers based on the compact AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny4/5/9/10 achieve throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.




Figure 2-1. Block Diagram

The AVR core combines a rich instruction set with 16 general purpose working registers and system registers. All registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is compact and code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.





The ATtiny4/5/9/10 provide the following features: 512/1024 byte of In-System Programmable Flash, 32 bytes of SRAM, four general purpose I/O lines, 16 general purpose working registers, a 16-bit timer/counter with two PWM channels, internal and external interrupts, a programmable watchdog timer with internal oscillator, an internal calibrated oscillator, and four software selectable power saving modes. ATtiny5/10 are also equipped with a four-channel, 8-bit Analog to Digital Converter (ADC).

Idle mode stops the CPU while allowing the SRAM, timer/counter, ADC (ATtiny5/10, only), analog comparator, and interrupt system to continue functioning. ADC Noise Reduction mode minimizes switching noise during ADC conversions by stopping the CPU and all I/O modules except the ADC. In Power-down mode registers keep their contents and all chip functions are disabled until the next interrupt or hardware reset. In Standby mode, the oscillator is running while the rest of the device is sleeping, allowing very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The onchip, in-system programmable Flash allows program memory to be re-programmed in-system by a conventional, non-volatile memory programmer.

The ATtiny4/5/9/10 AVR are supported by a suite of program and system development tools, including macro assemblers and evaluation kits.

2.1 Comparison of ATtiny4, ATtiny5, ATtiny9 and ATtiny10

A comparison of the devices is shown in Table 2-1.

Device	Flash	ADC	Signature	
ATtiny4	512 bytes	No	0x1E 0x8F 0x0A	
ATtiny5	512 bytes	Yes	0x1E 0x8F 0x09	
ATtiny9	1024 bytes	No	0x1E 0x90 0x08	
ATtiny10	1024 bytes	Yes	0x1E 0x90 0x03	

 Table 2-1.
 Differences between ATtiny4, ATtiny5, ATtiny9 and ATtiny10

3. General Information

3.1 Resources

A comprehensive set of drivers, application notes, data sheets and descriptions on development tools are available for download at http://www.atmel.com/avr.

3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

3.4 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device has been characterized.





4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F	SREG	I	Т	Н	S	V	Ν	Z	С	Page 12
0x3E	SPH				Stack Point	er High Byte				Page 12
0x3D	SPL				Stack Point	ter Low Byte				Page 12
0x3C	CCP				CPU Change	Protection Byte				Page 12
0x3B	RSTFLR	-	-	-	-	WDRF	-	EXTRF	PORF	Page 34
0x3A	SMCR	-	-	-	-	SM2	SM1	SM0	SE	Page 25
0x39	OSCCAL				Oscillator Ca	libration Byte				Page 21
0x38	Reserved	-	-	-	-	-	-	-	-	
0x37	CLKMSR	-	-	-	-	-	-	CLKMS1	CLKMS0	Page 21
0x36	CLKPSR	-	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	Page 22
0x35	PRR	-	-	-	-	-	-	PRADC	PRTIM0	Page 26
0x34	VLMCSR	VLMF	VLMIE	-	-	-	VLM2	VLM1	VLM0	Page 33
0x33	NVMCMD	-	-		•	NVM C	omman	•		Page 115
0x32	NVMCSR	NVMBSY	-	-	-	_	-	-	_	Page 115
0x31	WDTCSR	WDIF	WDIE	WDP3	-	WDE	WDP2	WDP1	WDP0	Page 32
0x30	Reserved	-	_	-	_	_	-	-	-	
0x2F	GTCCR	TSM	-	-	-	-	-	-	PSR	Page 79
0x2E	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	Page 73
0x2D	TCCR0B	ICNC0	ICES0	-	WGM03	WGM02	CS02	CS01	CS00	Page 75
0x2C	TCCR0C	FOC0A	FOC0B	-	-	-	-	-	-	Page 76
0x2B	TIMSK0	-	-	ICIE0	-	-	OCIE0B	OCIE0A	TOIE0	Page 78
0x2A	TIFR0	-	-	ICF0	-	_	OCF0B	OCF0A	TOV0	Page 79
0x29	TCNT0H				Counter0 – Cou					Page 77
0x28	TCNT0L				/Counter0 – Cou	÷ .				Page 77
0x27	OCR0AH				ounter0 – Comp	0	,			Page 77
0x26	OCR0AL				ounter0 – Comp					Page 77
0x25	OCROBH				ounter0 - Comp	*	1			Page 77
0x24	OCR0BL				counter0 – Comp					Page 77
0x23	ICR0H				ounter0 - Input C					Page 78
0x20	ICR0L				ounter0 - Input C		- · ·			Page 78
0x21	Reserved	-	-	-	-	-	-	_	-	1 uge 10
0x20	Reserved	-	_	-	-	_	_	-	_	
0x1F	ACSR	ACD		ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	Page 81
0x1E	Reserved	-	-	-	-	-	-	-	-	i ugo o i
0x1D	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	Page 93
0x1D	ADCSRB	-	-	-	-	-	ADT 02	ADTS1	ADT S0	Page 94
0x18	ADMUX	-	-	-	_	_	-	MUX1	MUX0	Page 93
0x1A	Reserved	_		_		_	_	-	-	Tage 55
0x19	ADCL	_		_		ersion Result	_	_	_	Page 95
0x18	Reserved	-	-	-	-	_	_	_	_	Tage 55
0x10	DIDR0	-	_	-	_	ADC3D	ADC2D	ADC1D	ADC0D	Page 82, Page 95
0x16	Reserved	_		_	_	-	-	-	-	1 age 02, 1 age 00
0x10	EICRA	_		_	_	_	_	ISC01	ISC00	Page 37
0x13	EIFR	_	_	_	_	_	_	-	INTF0	Page 38
0x14 0x13	EIMSK	_		_	_	_	_	_	INTO	Page 38
0x13	PCICR	-	_	-	-	-	-	-	PCIE0	Page 39
0x12 0x11	PCIFR	-	-	_	-	_	_	-	PCIE0 PCIF0	Page 39
0x10	PCIFR	-		-	_	PCINT3	PCINT2	PCINT1	PCIFU PCINT0	Page 39 Page 39
0x0F	Reserved	_		_	_	-		-	-	Fage 39
0x0E	Reserved	_	_	_	_	_	_	_	_	
0x0D	Reserved								1	
0x0D	PORTCR	-	-	-	-	-	-	– BBMB		Page 50
	Reserved	-		-						r aye ou
0x0B	Reserved	-	-	-	-	-	-	-	-	
0x0A	Reserved	-	-	-	-	-	-	-	-	
0x09	-	-	-	-	-	-	-	-	-	
0x08	Reserved	-	-	-	-	-	-	-	-	
0x07	Reserved	-	-	-	-	-	-	-	-	
0x06	Reserved	-	-	-	-	-	-	-	-	
0x05	Reserved	-	-	-	-	-	-	-	-	
0x04	Reserved	-	-	-	-	-	-	-	-	
0x03	PUEB	-	-	-	-	PUEB3	PUEB2	PUEB1	PUEB0	Page 50
0x02	PORTB	-	-	-	-	PORTB3	PORTB2	PORTB1	PORTB0	Page 51
0x01	DDRB	-	-	-	-	DDRB3	DDRB2	DDRB1	DDRB0	Page 51
0x00	PINB	-	-	-	-	PINB3	PINB2	PINB1	PINB0	Page 51

- Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
 - Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
 - 4. The ADC is available in ATtiny5/10, only.





5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	5		•	
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1
SUB	Rd, Rr	Subtract without Carry	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H	1
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1
SBCI	Rd, K	Subtract Immediate with Carry	Rd ← Rd - K - C	Z,C,N,V,S,H	1
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \bullet Rr$	Z,N,V,S	1
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \bullet K$	Z,N,V,S	1
OR	Rd, Rr	Logical OR	Rd ← Rd v Rr	Z,N,V,S	1
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1
COM	Rd	One's Complement	$Rd \leftarrow FF - Rd$	Z,C,N,V,S	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,S,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V,S	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FFh - K)$	Z,N,V,S	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V,S	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V,S	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V,S	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register	$Rd \leftarrow FF$	None	1
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	PC(15:0) ← Z, PC(21:16) ← 0	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3/4
ICALL		Indirect Call to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	3/4
RET		Subroutine Return	PC ← STACK	None	4/5
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4/5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, C,N,V,S,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, C,N,V,S,H	1
CPI	Rd,K	Compare with Immediate	Rd – K	Z, C,N,V,S,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	A, b	Skip if Bit in I/O Register is Set	if (I/O(A,b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V=0)$ then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V=1)$ then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (1 = 0) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST					•
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V,H	1
	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ROR		reace right mough outy		∠, ♥, I ¶, V	<u> </u>
ROR ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1) n=0.6$	Z.C.N.V	1
ROR ASR SWAP	Rd Rd	Arithmetic Shift Right Swap Nibbles	$Rd(n) \leftarrow Rd(n+1), n=06$ $Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	Z,C,N,V None	1

ATtiny4/5/9/10

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
SBI	A, b	Set Bit in I/O Register	$I/O(A, b) \leftarrow 1$	None	1
CBI	A, b	Clear Bit in I/O Register	$I/O(A, b) \leftarrow 0$	None	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	110,0	Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	← 1	1	1
CLI		Global Interrupt Disable	l ← 0	I	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Two's Complement Overflow.	V ← 1	V	1
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER	NSTRUCTIONS				
MOV	Rd, Rr	Copy Register	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	1/2
LD	Rd, X+	Load Indirect and Post-Increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1$, Rd $\leftarrow (X)$	None	2/3
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	1/2
LD	Rd, Y+	Load Indirect and Post-Increment	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Decrement	$Y \leftarrow Y - 1$, Rd $\leftarrow (Y)$	None	2/3
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	1/2
LD	Rd, Z+	Load Indirect and Post-Increment	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Decrement	$Z \leftarrow Z - 1$, Rd \leftarrow (Z)	None	2/3
LDS	Rd, k	Store Direct from SRAM	$Rd \leftarrow (k)$	None	1
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	1
ST	X+, Rr	Store Indirect and Post-Increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	1
ST	- X, Rr	Store Indirect and Pre-Decrement	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	1
ST	Y+, Rr	Store Indirect and Post-Increment	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	1
ST	- Y, Rr	Store Indirect and Pre-Decrement	$Y \leftarrow Y - 1$, (Y) $\leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	1
ST	Z+, Rr	Store Indirect and Post-Increment.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	1
ST	-Z, Rr	Store Indirect and Pre-Decrement	$Z \leftarrow Z - 1$, (Z) $\leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	1
IN	Rd, A	In from I/O Location	$Rd \leftarrow I/O(A)$	None	1
OUT	A, Rr	Out to I/O Location	I/O (A) ← Rr	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
MCU CONTROL IN	STRUCTIONS				
BREAK		Break	(see specific descr. for Break)	None	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1





6. Ordering Information

6.1 ATtiny4

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
12	1.8 - 5.5V	ATtiny4-TSHR ⁽³⁾⁽⁴⁾	6ST1	Industrial (-40°C to 85°C) ⁽⁴⁾

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. Topside marking for ATtiny4: T4x (x stands for "die revision").

4. Bottomside marking for ATtiny4: zHzzz [H stands for (-40°C to 85°C)].

Package Type		
6ST1	6-lead, 2.90 x 1.60 mm Plastic Small Outline Package (SOT23)	
	· · · · · · · · · · · · · · · · · · ·	

6.2 ATtiny5

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
12	1.8 - 5.5V	ATtiny5-TSHR ⁽³⁾⁽⁴⁾	6ST1	Industrial (-40°C to 85°C) ⁽⁴⁾

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. Topside marking for ATtiny5: T5x (x stands for "die revision").

4. Bottomside marking for ATtiny5: zHzzz [H stands for (-40°C to 85°C)].

Package Type		
6ST1	6-lead, 2.90 x 1.60 mm Plastic Small Outline Package (SOT23)	





6.3 ATtiny9

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
12	1.8 - 5.5V	ATtiny9-TSHR ⁽³⁾⁽⁴⁾	6ST1	Industrial (-40°C to 85°C) ⁽⁴⁾

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. Topside marking for ATtiny9: T9x (x stands for "die revision").

4. Bottomside marking for ATtiny9: zHzzz [H stands for (-40°C to 85°C)].

Package Type		
6ST1	6-lead, 2.90 x 1.60 mm Plastic Small Outline Package (SOT23)	

12 ATtiny4/5/9/10

6.4 ATtiny10

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
12	1.8 - 5.5V	ATtiny10-TSHR ⁽³⁾⁽⁴⁾	6ST1	Industrial (-40°C to 85°C) ⁽⁴⁾

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. Topside marking for ATtiny10: T10x (x stands for "die revision").

4. Bottomside marking for ATtiny10: zHzzz [H stands for (-40°C to 85°C)].


Package Type		
6ST1	6-lead, 2.90 x 1.60 mm Plastic Small Outline Package (SOT23)	





7. Packaging Information

7.1 6ST1



¹⁴ ATtiny4/5/9/10

8. Errata

The revision letters in this section refer to the revision of the corresponding ATtiny4/5/9/10 device.

8.1 ATtiny4

- 8.1.1 Rev. D
- ESD HBM (ESD STM 5.1) level ±1000V
- Lock bits re-programming

1. ESD HBM (ESD STM 5.1) level ±1000V

The device meets ESD HBM (ESD STM 5.1) level ±1000V.

Problem Fix / Workaround

Always use proper ESD protection measures (Class 1C) when handling integrated circuits before and during assembly.

2. Lock bits re-programming

Attempt to re-program Lock bits to present, or lower protection level (tampering attempt), causes erroneously one, random line of Flash program memory to get erased. The Lock bits will not get changed, as they should not.

Problem Fix / Workaround

Do not attempt to re-program Lock bits to present, or lower protection level.

8.1.2 Rev. A – C

Not sampled.

8.2 ATtiny5

- 8.2.1 Rev. D
- ESD HBM (ESD STM 5.1) level ±1000V
- Lock bits re-programming

1. ESD HBM (ESD STM 5.1) level ±1000V

The device meets ESD HBM (ESD STM 5.1) level ±1000V.

Problem Fix / Workaround

Always use proper ESD protection measures (Class 1C) when handling integrated circuits before and during assembly.

2. Lock bits re-programming

Attempt to re-program Lock bits to present, or lower protection level (tampering attempt), causes erroneously one, random line of Flash program memory to get erased. The Lock bits will not get changed, as they should not.

Problem Fix / Workaround

Do not attempt to re-program Lock bits to present, or lower protection level.

8.2.2 Rev. A – C

Not sampled.





8.3 ATtiny9

8.3.1 Rev. D

- ESD HBM (ESD STM 5.1) level ±1000V
- Lock bits re-programming

1. ESD HBM (ESD STM 5.1) level ±1000V

The device meets ESD HBM (ESD STM 5.1) level ±1000V.

Problem Fix / Workaround

Always use proper ESD protection measures (Class 1C) when handling integrated circuits before and during assembly.

2. Lock bits re-programming

Attempt to re-program Lock bits to present, or lower protection level (tampering attempt), causes erroneously one, random line of Flash program memory to get erased. The Lock bits will not get changed, as they should not.

Problem Fix / Workaround

Do not attempt to re-program Lock bits to present, or lower protection level.

8.3.2 Rev. A – C

Not sampled.

- 8.4 ATtiny10
- 8.4.1 Rev. C D
- ESD HBM (ESD STM 5.1) level ±1000V
- Lock bits re-programming

1. ESD HBM (ESD STM 5.1) level ±1000V

The device meets ESD HBM (ESD STM 5.1) level ±1000V.

Problem Fix / Workaround

Always use proper ESD protection measures (Class 1C) when handling integrated circuits before and during assembly.

2. Lock bits re-programming

Attempt to re-program Lock bits to present, or lower protection level (tampering attempt), causes erroneously one, random line of Flash program memory to get erased. The Lock bits will not get changed, as they should not.

Problem Fix / Workaround

Do not attempt to re-program Lock bits to present, or lower protection level.

8.4.2 Rev. A – B

Not sampled.

9. Datasheet Revision History

9.1 Rev. 8127C - 10/09

- 1. Updated values and notes:
 - Table 16-1 in Section 16.2 "DC Characteristics" on page 116
 - Table 16-3 in Section 16.4 "Clock Characteristics" on page 118
 - Table 16-6 in Section 16.5.2 "VCC Level Monitor" on page 119
 - Table 16-9 in Section 16.8 "Serial Programming Characteristics" on page 121
- 2. Updated Figure 16-1 in Section 16.3 "Speed Grades" on page 117
- 3. Added Typical Characteristics Figure 17-36 in Section 17.2.7 "Analog Comparator Offset" on page 140. Also, updated some other plots in Typical Characteristics.
- 4. Added topside and bottomside marking notes in Section 6. "Ordering Information" on page 10, up to page 13
- 5. Added ESD errata, see Section 8. "Errata" on page 15
- 6. Added Lock bits re-programming errata, see Section 8. "Errata" on page 15

9.2 Rev. 8127B - 08/09

- 1. Updated document template
- 2. Expanded document to also cover devices ATtiny4, ATtiny5 and ATtiny9
- 3. Added section:
 - "Comparison of ATtiny4, ATtiny5, ATtiny9 and ATtiny10" on page 4
- 4. Updated sections:
 - "ADC Clock clkADC" on page 18
 - "Starting from Idle / ADC Noise Reduction / Standby Mode" on page 20
 - "ADC Noise Reduction Mode" on page 24
 - "Analog to Digital Converter" on page 25
 - "SMCR Sleep Mode Control Register" on page 25
 - "PRR Power Reduction Register" on page 26
 - "Alternate Functions of Port B" on page 48
 - "Overview" on page 83
 - "Physical Layer of Tiny Programming Interface" on page 96
 - "Overview" on page 107
 - "ADC Characteristics (ATtiny5/10, only)" on page 120
 - "Supply Current of I/O Modules" on page 122
 - "Register Summary" on page 6
 - "Ordering Information" on page 10
- 5. Added figure:
 - "Using an External Programmer for In-System Programming via TPI" on page 97
- 6. Updated figure:
 - "Data Memory Map (Byte Addressing)" on page 15
- 7. Added table:
 - "Number of Words and Pages in the Flash (ATtiny4/5)" on page 109





- 8. Updated tables:
 - "Active Clock Domains and Wake-up Sources in Different Sleep Modes" on page 23
 - "Reset and Interrupt Vectors" on page 35
 - "Number of Words and Pages in the Flash (ATtiny9/10)" on page 109
 - "Signature codes" on page 110

9.3 Rev. 8127A - 04/09

1. Initial revision





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.